CS152: Computer Systems Architecture RISC-V Introduction

Sang-Woo Jun

Winter 2021



Course outline

- ☐ Part 1: The Hardware-Software Interface
 - O What makes a 'good' processor?
 - Assembly language and programming conventions
- ☐ Part 2: Recap of digital design
 - Combinational and sequential circuits
 - How their restrictions influence processor design
- ☐ Part 3: Computer Architecture
 - Computer Arithmetic
 - Simple and pipelined processors
 - Caches and the memory hierarchy
- ☐ Part 4: Computer Systems
 - Operating systems, Virtual memory

RISC-V Introduction

- ☐ We use RISC-V as a learning tool
- ☐ A free and open ISA from Berkeley



- A clean-slate design using what was learned over decades
- Uncluttered by backwards compatibility
- Simplicity-oriented (Some say to a fault!)
- ☐ Many, many industry backers!
 - Google, Qualcomm, NVIDIA, IBM, Samsung, Huawei, ...

RISC-V Introduction


- ☐ Composable, modular design
 - Consists of a base ISA -- RV32I (32 bit), RV64I (64 bit) We will use RV32I
 - And many composable extensions. Including:
 - 'M': Math extension. Multiply and divide
 - 'F', 'D': Floating point extensions, single and double precision
 - 'A': Atomic operations
 - 'B': Bit manipulation
 - 'T': Transactional memory
 - 'P': Packed SIMD (Single-Instruction Multiple Data)
 - 'V': Vector operators
 - Designer can choose to implement combinations: e.g., RV64IMFT
- ☐ Virtual memory (Sv32, Sv48) and privileged operations specified

Structure of the ISA


- ☐ Small amount of fixed-size registers
 - o For RV32I, 32 32-bit registers (32 64-bit registers for RV64)
 - A question: Why isn't this number larger? Why not 1024 registers?
 - O Another question: Why not zero?
- ☐ Three types of instructions
 - 1. Computational operation: from register file to register file
 - $x_d = Op(x_a, x_b)$, where $Op \in \{+, -, AND, OR, >, <, ...\}$
 - Op implemented in ALU
 - 2. Load/Store: between memory and register file
 - 3. Control flow: jump to different part of code

RISC-V base architecture components


Program Counter



Arithmetic Logic Unit



Main memory interface



- Current location in program execution
- 32 32-bit registers
- (64 bit words for RV64)

Input: 2 values, Op

Output: 1 value

Op ∈ {+, -, AND, OR, >, <, ...}

 Actual memory outside CPU chip

Super simplified processor operation

```
inst = mem[PC]
next PC = PC + 4
if (inst.type == STORE) mem[rf[inst.arg1]] = rf[inst.arg2]
if (inst.type == LOAD) rf[inst.arg1] = mem[rf[inst.arg2]]
if (inst.type == ALU) rf[inst.arg1] = alu(inst.op, rf[inst.arg2], rf[inst.arg3])
if ( inst.type == COND ) next_PC = rf[inst.arg1]
PC = next PC
```

In the four bytes of the instruction, type, arg1, arg2, arg3, op needs to be encoded

RISC-V never mixes memory and ALU operations!

A RISC-V Example ("00A9 8933")

- ☐ This four-byte binary value will instruct a RISC-V CPU to perform
 - o add values in registers x19 x10, and store it in x18
 - o regardless of processor speed, internal implementation, or chip designer

add x18,x19,x10

31	25	24 20	19 15	14	12 11	7 6 0
fu	nct7	rs2	rs1	funct3	rd	opcode
All to	7	5	5	3	5	7
					1	
000	0000	01010	10011	000	10010	0110011
AD	D	rs2=10	rs1=19	ADD	rd=18	Reg-Reg OP

In the four bytes of the instruction, type, arg1, arg2, arg3, op needs to be encoded

Aside: CISC and x86

□ x86 ISA is CISC ("Complex")

He	x					Mnemonics
C3						ret
	b8 33			66	55	movabs rax,0x1122334455667788
64	ff	03				DWORD PTR fs:[ebx]
64	67	66	fO	ff	07	<pre>lock inc WORD PTR fs:[bx]</pre>
	c4 34				84	vfmaddsub132ps xmm0, xmm1, xmmword ptr cs: [esi + edi * $4 + 0x11223344$]

CS152: Computer Systems Architecture RISC-V Assembly

Sang-Woo Jun

Winter 2021



Three types of instructions

- 1. Computational operation: from register file to register file
- 2. Load/Store: between memory and register file
- 3. Control flow: jump to different part of code

Computational operations

- ☐ Arithmetic, comparison, logical, shift operations
- ☐ Register-register instructions
 - 2 source operand registers
 - 1 destination register
 - Format: op dst, src1, src2

Arithmetic			Shift			
add, sub	slt, sltu	and, or, xor	sll, srl, sra			
set less that set less than unsigned Signed/u	ed	Shift left log Shift right log Shift right arithme				
		Arithmetic/logical?				

Computational operations

- ☐ Register-immediate operations
 - 2 source operands
 - One register read
 - One immediate value encoded in the instruction
 - 1 destination register
 - Format: op dst, src, imm
 - eg., addi x1, x2, 10

Format	Format Arithmetic		Logical	Shift	
register- register	add, sub	slt, sltu	and, or, xor	sll, srl, sra	
register- immediate	addi	slti, sltiu	andi, ori, xori	slli, srli, srai	

Aside: Signed and unsigned operations

- ☐ Registers store 32-bits of data, no type
- ☐ Some operations interpret data as signed, some as unsigned values

operation	Meaning
add d, a, b	d = sx(a) + sx(b)
slt d, a, b	d = sx(a) > sx(b) ? 1 : 0
sltu d, a, b	d = ux(a) > ux(b) ? 1 : 0
sll d, a, b	$d = ux(a) \ll b$
srl d, a, b	d = ux(a) >> b
sra d, a, b	$d = sx(a) \gg b$

sx: interpret as signed, ux, interpret as unsigned
No sla operation. Why? Two's complement ensures sla == sll

Aside: Two's complement encoding

- ☐ How should we encode negative numbers?
- ☐ Simplest idea: Use one bit to store the sign


```
"0" for "+"
"1" for "-"

1 1 0 0 1 1 0 1 = "-77"
```

- ☐ Is this a good encoding? No!
 - Two representations for "0" ("+0", "-0")
 - Add and subtract require different algorithms


Aside: Two's complement encoding


- ☐ The larger half of the numbers are simply interpreted as negative
- ☐ Background: Overflow on fixed-width unsigned numbers wrap around
 - Assuming 3 bits, 100 + 101 = 1001 (overflow!) = stores 001
 - "Modular arithmetic", equivalent to following modN to all operations
- ☐ Relabeling allows natural negative operations via modular arithmetic
 - e.g., 111 + 010 = 1001 (overflow!) = stores 001
 equivalent to -1 + 2 = 1
 - Subtraction uses same algorithm as add e.g., a-b = a+(-b)



Aside: Two's complement encoding

- ☐ Some characteristics of two's encoded numbers
 - Negative numbers have "1" at most significant bit (sign bit)
 - Most negative number = $10...000 = -2^{N-1}$
 - O Most positive number = $01...111 = 2^{N-1}-1$
 - \circ If all bits are 1 = 11...111 = -1
 - Negation works by flipping all bits and adding 1





Return to shifting with two's complement

- ☐ Right shift requires both logical and arithmetic modes
 - Assuming 4 bits
 - \circ $(4_{10})>>1=(0100_2)>>1=0010_2=2_{10}$ Correct!
 - $(-4_{10}) >>_{logical} 1 = (1100_2) >>_{logical} 1 = 0110_2 = 6_{10}$ For signed values, Wrong!
 - \circ $(-4_{10})>>_{arithmetic}1 = (1100_2)>>_{arithmetic}1 = 1110_2 = -2_{10}$ Correct!
 - Arithmetic shift replicates sign bits at MSB
- ☐ Left shift is the same for logical and arithmetic
 - Assuming 4 bits
 - \circ (2₁₀)<<1 = (0010₂)<<1 = 0100₂ = 4₁₀ Correct!
 - \circ (-2₁₀)<<_{logical}1 = (1110₂)<<_{logical}1 = 1100₂ = -4₁₀ Correct!

Three types of instructions

- 1. Computational operation: from register file to register file
- 2. Load/Store: between memory and register file
- 3. Control flow: jump to different part of code

Load/Store operations

- ☐ Format: op dst, offset(base)
 - Address specified by a pair of <base address, offset>
 - e.g., lw x1, 4(x2) # Load a word (4 bytes) from [x2]+4 to x1
 - The offset is a small constant
- ☐ Variants for types
 - lw/sw: Word (4 bytes)
 - Ih/lhu/sh: Half (2 bytes)
 - lb/lbu/sb: Byte (1 byte)
 - 'u' variant is for unsigned loads
 - Half and Byte reads extends read data to 32 bits. Signed loads are sign-bit aware

Sign extension

- ☐ Representing a number using more bits
 - Preserve the numeric value
- ☐ Replicate the sign bit to the left
 - o c.f. unsigned values: extend with 0s
- ☐ Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110
- ☐ In RISC-V instruction set
 - 1b: sign-extend loaded byte
 - 1bu: zero-extend loaded byte

Three types of instructions

- 1. Computational operation: from register file to register file
- 2. Load/Store: between memory and register file
- 3. Control flow: jump to different part of code

Control flow instructions - Branching

☐ Format: cond src1, src2, label

☐ If condition is met, jump to label. Otherwise, continue to next

beq	bne	blt	bge	bltu	bgeu
==	!=	<	>=	<	>=

```
if (a < b): c = a + 1
else: c = b + 2
```



```
bge x1, x2, else
addi x3, x1, 1
beq x0, x0, end
```

else: addi x3, x2, 2 end:

(Assume x1=a; x2=b; x3=c;)

Control flow instructions – Jump and Link

Format:

- o jal dst, label Jump to 'label', store PC+4 in dst
- jalr dst, offset(base) Jump to rf[base]+offset, store PC+4 in dst
 - e.g., jalr x1, 4(x5) Jumps to x5+4, stores PC+4 in x1
- ☐ Why do we need two variants?
 - jal has a limit on how far it can jump
 - (Why? Encoding issues explained later)
 - o jalr used to jump to locations defined at runtime
 - Needed for many things including function calls (e.g., Many callers calling one function)

```
in jal x1, function1 ... function1: ... jalr x0, 0(x1)
```

Three types of instructions – Part 4

- 1. Computational operation: from register file to register file
- 2. Load/Store: between memory and register file
- 3. Control flow: jump to different part of code
- 4. Load upper immediate: Load (relatively) large immediate value

Load upper immediate instructions

- ☐ LUI: Load upper immediate
 - lui dst, immediate \rightarrow dst = immediate << 12
 - Can load (32-12 = 20) bits
 - Used to load large (~32 bits) immediate values to registers
 - lui followed by addi (load 12 bits) to load 32 bits
- ☐ AUIPC: Add upper immediate to PC
 - \circ auipc, dst, immediate \rightarrow dst = PC + immediate << 12
 - Can load (32-12 = 20) bits
 - auipc followed by addi, then jalr to allow long jumps within any 32 bit address

Typically not used by human programmers!
Assemblers use them to implement complex operations

Aside: Notably missing: Condition codes

- ☐ Implicitly managed bitmap of flags
 - o e.g., Carry, Overflow, Negative, Equal to zero, less than, ...
 - Flags set by previously executed instruction
- ☐ Some instructions can execute only if conditions are met
 - "Predicated instructions"
 - ARM MOVHS (Move higher or same) only moves if previous instruction resulted in "higher or same" flag being set. Otherwise NOP
 - Can remove a costly conditional branch instruction if used well
 - Carry bits can be useful for large adds, ...

Aside: Notably missing: Condition codes

☐ Predicated instructions in ARM

```
if (a > 10) {
                                                               ro, #10
                                                       cmp
                          cmp r0, #10
 a = 10;
                                                       movhs
                          blo
                                 r0 is small
 else {
                                                       addlo
                                                               r0, r0, #1
                        r0 is big:
 a = a + 1;
                              r0, #10
                          mov
                                  continue
                        r0 is small:
                          add r0, r0, #1
                        continue:
                          @ Other code.
```

Aside: Notably missing: Condition codes

- ☐ RISC-V does not have this
 - Designers wanted simpler communications between pipeline stages

CS152: Computer Systems Architecture RISC-V ISA Encoding

Sang-Woo Jun Winter 2021



What does the ISA for this look like?

□ ADD: 0x00000001,

SUB: 0x00000002,

LW: 0x00000003,

SW: 0x0000004, ...?

- ☐ Haphazard encoding makes processor design complicated!
 - o More chip resources, more power consumption, less performance

RISC-V instruction encoding

- ☐ Restrictions
 - 4 bytes per instruction
 - Different instructions have different parameters (registers, immediates, ...)
 - Various fields should be encoded to consistent locations
 - Simpler decoding circuitry
- ☐ Answer: RISC-V uses 6 "types" of instruction encoding

Name		Fi	eld			Comments			
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits			
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format		
I-type	immediate[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic		
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores		
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format		
UJ-type	imme	ediate[20,10:1,11	.,19:12]		rd	opcode	Unconditional jump format		
U-type		immediate[31:1	[2]		rd	opcode	Upper immediate format		

R-Type encoding

- ☐ Relatively straightforward, register-register operations encoding
- Remember:
 - o if (inst.type == ALU) rf[inst.arg1] = alu(inst.op, rf[inst.arg2], rf[inst.arg3])
 - o In 4 bytes, type, arg1, arg2, arg3, op needs to be encoded

31 25	24 20	19	15 14	11 ,	7-6	0
funct7	rs2	rs1	funct3	rd	opcode	
7	5	5	3	5	7	
0000000	${ m src2}$	$\operatorname{src}1$	ADD/SLT/SLTU	U dest	OP	
0000000	${ m src2}$	$\operatorname{src}1$	AND/OR/XOR	dest	OP	
0000000	$\mathrm{src}2$	$\operatorname{src}1$	$\mathrm{SLL}/\mathrm{SRL}$	dest	OP	
0100000	${ m src2}$	$\operatorname{src}1$	SUB/SRA	dest	OP	

R-Type encoding

- ☐ Instruction fields
 - o opcode: operation code
 - o rd: destination register number (5 bits for 32 registers)
 - funct3: 3-bit function code (additional opcode)
 - rs1: the first source register number (5 bits for 32 registers)
 - o rs2: the second source register number (5 bits for 32 registers)
 - funct7: 7-bit function code (additional opcode, func3 only support 8 functions)

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

R-Type encoding

- Instruction fields
 - o opcode: operation code

- rd: destination register number (5 bits for 32 registers)
- funct3: 3-bit function code (additional opcode)
- rs1: the first source register number (5 bits for 32 registers)
- rs2: the second source register number (5 bits for 32 registers)
- funct7: 7-bit function code (additional opcode)

1	funct7	rs2	rs1	funct3	rd	opcode
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits
	0	21	20	0	9	51
00	000000	10101	10100	000	01001	0110011

e.g., add x9,x20,x21

I-Type encoding

- ☐ Register-Immediate operations encoding
 - One register, one immediate as input, one register as output

Operands in same location!

31	2	20 19 15		5 14	14 12		$2 11 \qquad 7$			0
	imm[11:0]		rs1		funct3		rd		opcode	
	12		5		3		5	•	7	
	I-immediate [11:0]		src	AD	DI/SLTI	[U]	dest		OP-IMM	
	$I\text{-}\mathrm{immediate}[11\text{:}0]$		src	AN	DI/ORI/	XOF	RI dest		OP-IMM	
31		20	19	15	14 12	11		7 6		0
	imm[11:0]		rs1		funct3		rd		opcode	
	12		5		3		5		7	
	offset[11:0]		base		0		dest		JALR	
31		20	19	15	14 12	11		7 6		0
	imm[11:0]		rs1		funct3		rd		opcode	
	12		5		3		5		7	
	offset[11:0]		base		width		dest		LOAD	

Immediate value limited to 12 bits signed!

addi x5, x6, 2048 # Error: illegal operands `addi x5,x6,2048'

I-Type encoding

- ☐ Shift instructions need only 5 bits for immediate (32 bit words)
 - Top 7 bits of the immediate field used as func7
 - I-Type func7 same location as R-type func7
 - Allows efficient reuse of decode circuitry


31	25 24	20 19	15 14		12 11	7 6	0
imm[11:5]	imm[4:0]	rs1		funct3	rd	opcode	
7	5	5		3	5	7	
0000000	shamt[4:0]	src		SLLI	dest	OP-IMM	
0000000	shamt[4:0]	o] src		SRLI	dest	OP-IMM	
0100000	shamt[4:0]	src		SRAI	dest	OP-IMM	

S-Type and SB-Type encoding

Store operation: two register input, no output e.g., sw src, offset(base) beg r1, r2, label Operands in same location! (Bit width not to scale...) 31 25 2420 19 12 11 15 14 7 6 0 imm[11:5]funct3 imm[4:0]opcode S-Type rs2rs1 5 5 5 3 offset[11:5]STORE width offset[4:0]base src $12 \ 11$ 31 30 25_{24} $20\ 19$ $15 \ 14$ 6 8 0 opcode imm[12]imm[10:5]imm[4:1]imm[11]rs2funct3 rs1SB-Type 5 5 3 offset[12,10:5]src2BEQ/BNE offset[11,4:1]BRANCH $\operatorname{src}1$ offset[12,10:5]BLT[U] offset[11,4:1]BRANCH src2 $\operatorname{src}1$ offset[12,10:5]BGE[U] offset[11,4:1]**BRANCH** $\operatorname{src}2$ $\operatorname{src}1$

U-Type and UJ-Type encoding

- One destination register, one immediate operand
 - U-Type: LUI (Load upper immediate), AUIPC (Add upper immediate to PC)
 Typically not used by human programmer
 - UB-Type: JAL (Jump and link)




Relative addressing

- ☐ Problem: jump target offset is small!
 - o For branches: 13 bits, For JAL: 21 bits
 - O How does it deal with larger program spaces?
 - Solution: PC-relative addressing (PC = PC + imm)
 - Remember format: beq x5, x6, label
 - Translation from label to offset done by assembler
 - Works fine if branch target is nearby. If not, AUIPC and other tricks by assembler

	31	30 25	24 20	19 15	14 15	2 11	8 7	6	0
SB-Type	imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11] opco	de
	1	6	5	5	3	4	1	7	
	offset	[12,10:5]	$\mathrm{src}2$	$\operatorname{src}1$	BEQ/BNE	offset	[11,4:1]	BRAN	CH
	offset	[12,10:5]	${ m src2}$	$\operatorname{src}1$	BLT[U]	offset	[11,4:1]	BRAN	CH
	offset	[12,10:5]	$\mathrm{src}2$	$\mathrm{src}1$	BGE[U]	offset	[11,4:1]	BRAN	CH
	31	30		21 20	19	12 11	7	6	0
U-Type	imm[20]	imm[1	0:1]	imm	$[11] \mid \text{imm}[1]$	9:12]	rd	opcode	9
	1	10		1	8		5	7	
			offset[20	0:1]			dest	JAL	

Why is the immediate field 12 bits?


☐ If most immediate values are larger, this instruction is useless!




Benchmark-driven ISA design



- ☐ Make the common case fast!
 - 12~16 bits capture most cases





Design consideration: Consistent operand encoding location

☐ Simplifies circuits, resulting in less chip resource usage

31 30 25	5 24 21 20	19 15	14 12	2 11 8 7	6 0	
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[1	1:0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
$imm[12] \mid imm[10:5]$	rs2	rs1	funct3	$\mid \text{imm}[4:1] \mid \text{imm}[11]$	opcode	SB-type
						,
	imm[31:12]			rd	opcode	U-type
						,
[imm[20]] $[imm[1]$	$0:1] \qquad \operatorname{imm}[11] $	imm[1	9:12]	rd	opcode	UJ-type

CS152: Computer Systems Architecture Programming With RISC-V Assembly

Sang-Woo Jun Winter 2021



Pseudoinstructions

- ☐ Using raw RISC-V instructions is complicated
 - o e.g., How can I load a 32-bit immediate into a register?
- ☐ Solved by "Pseudoinstructions" that are not implemented in hardware
 - Assembler expands it to one or more instructions

Pseudo-Instruction	Description
li dst, imm	Load immediate
la dst, label	Load label address
bgt, ble, bgtu, bleu,	Branch conditions translated to hardware-implemented ones
jal label	jal x1, 0(label)
ret	Return from function (jalr x0, x1, 0)

...and more! Look at provided ISA reference

Why x0, why x1?

RISC-V register conventions

- ☐ Convention: Not enforced by hardware, but agreed by programmers
 - Except x0 (zero). Value of x0 is always zero regardless of what you write to it
 - Used to discard operations results. e.g., jalr x0, x1, 0 ignores return address

Registers	Symbolic names	Description	Saver -
x0	zero	Hardwired zero	
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	
x4	tp	Thread pointer	
x5-x7	t0-t2	Temporary registers	Caller
x8-x9	s0-s1	Saved registers	Callee
x10-x11	a0-a1	Function arguments and return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporary registers	Caller



Calling conventions and stack


- ☐ Some register conventions
 - o ra (x1): typically holding return address
 - Saver is "caller", meaning a function caller must save its ra somewhere before calling
 - o sp (x2): typically used as stack pointer
 - t0-t6: temporary registers
 - Saver is "caller", meaning a function caller must save its values somewhere before calling, if its values are important (Callee can use it without worrying about losing value)
 - o a0-a7: arguments to function calls and return value
 - Saver is "caller"
 - s0-s11: saved register
 - Saver is "callee", meaning if a function wants to use one, it must first save it somewhere, and restore it before returning

Calling conventions and stack

- Registers saved in off-chip memory across function calls
- Stack pointer x2 (sp) used to point to top of stack
 - o sp is callee-save
 - No need to save if callee won't call another function
- ☐ Stack space is allocated by decreasing value
 - Referencing done in sp-relative way
- Aside: Dynamic data used by heap for malloc

Data in program binary **Program binary**

Typical memory map




Example: Using callee-saved registers

☐ Will use s0 and s1 to implement f int f(int x, int y) { return (x + 3) | (y + 123456);f: addi sp, sp, -8 // allocate 2 words (8 bytes) on stack sw s0, 4(sp) // save s0 sw s1, 0(sp) // save s1 addi **s0**, a0, 3 li **s1**, 123456 add s1, a1, s1 or a0, s0, s1 lw s1, 0(sp) // restore s1 lw s0, 4(sp) // restore s0 addi sp, sp, 8 // deallocate 2 words from stack // (restore sp) ret

Source: MIT 6.004 2019 L03

Example: Using callee-saved registers



Example: Using caller-saved registers

Caller

```
int x = 1;
int y = 2;
int z = sum(x, y);
int w = sum(z, y);
```

```
li a0, 1
li a1, 2
addi sp, sp, -8
sw ra, 0(sp)
sw a1, 4(sp) // save y
jal ra, sum
// a0 = sum(x, y)
lw a1, 4(sp) // restore y
jal ra, sum
// a0 = sum(z, y)
lw ra, 0(sp)
addi sp, sp, 8
```

Callee

```
int sum(int a, int b) {
    return a + b;
}
```



```
sum:
add a0, a0, a1
ret
```

ra is saved, meaning even if callee calls another function, caller can still retrieve its ra

Why did the caller save s1?
We don't know which registers callee will use
Caller must save all caller-save registers it cares about

Source: MIT 6.004 2019 L03

Rule of thumb for register conventions

- ☐ Assume function "foo" calls function "bar"
- ☐ There are two sets of general purpose registers, t's (t0-t6) and s's (s0-s11)
 - Saved registers (s's) are callee-save, meaning "bar" must store them somewhere if it wants to use some
 - Temporary registers (t's) are caller-save, meaning "foo" must save them somewhere if it wants their values to be the same after returning from "bar"
- ☐ Argument registers (a's) are caller-save
 - If "bar" wants to call another function "bar2", it must save the a's it was given, before setting them to its own arguments (which is natural)

Rule of thumb for register conventions

- ☐ Rule of thumb for saved registers
 - For computation ongoing across function ("bar") calls, use s's
 - Simple to just use s's for most register usage
 - Each function ("bar") stores all s's (it plans to use) in the stack at beginning, and restore them before returning
- ☐ Rule of thumb for temporary registers
 - Use t's for intermediate values that are no longer important after the function call, for example calculating arguments for "bar".
 - "Foo" must store t's in stack (if it wants their values to persist) before calling "bar", but <u>simpler to just restrict use of t's for values we don't expect to persist</u>

Rule of thumb for register conventions

- ☐ TL;DR: Only use callee-save registers for computation (s's)
 - At beginning of function: store ra and all s's it will use
 - At end of function: restore ra and all s's from stack
 - Of course, a's must be handled accordingly (caller-save)
 - Before "foo" calls "bar", "foo" stores all a's in stack
 - After "bar" returns, restores all a's from stack (after copying return value from a0, etc)

Aside: Handling I/O

- ☐ How can a processor perform I/O?
- ☐ Special instructions? Sometimes!
 - RISC-V defines CSR (Control and Status Registers) instructions
 - Check processor capability (I/M/E/A/..?), performance counters, system calls, ...
 - "Port-mapped I/O"
- ☐ For efficient communication, memory-mapped I/O
 - Happens outside the processor
 - I/O device directed to monitor CPU address bus, intercepting I/O requests
 - Each device assigned one or more memory regions to monitor

Example:

In the original Nintendo GameBoy, reading from address 0xFF00 returned a bit mask of currently pressed buttons

Aside: Handling I/O

- ☐ Even faster option: DMA (Direct Memory Access)
 - Off-chip DMA Controller can be directed to read/write data from memory without CPU intervention
 - Once DMA transfer is initiated, CPU can continue doing other work
 - Used by high-performance peripherals like PCIe-attached GPUs, NICs, and SSDs
 - Hopefully we will have time to talk about PCIe!
 - Contrast: Memory-mapped I/O requires one CPU instruction for one word of I/O
 - CPU busy, blocking I/O hurts performance for long latency I/O